

Day : Wednesday

Date: 3/29/2006

Time: 10:30:54

PALM INTRANET

**Inventor Name Search Result**

Your Search was:

Last Name = LEE

First Name = JUNG-BAE

Application#	Patent#	Status	Date Filed	Title	Inventor Name
<u>08771198</u>	<u>5844438</u>	150	12/20/1996	CIRCUIT FOR GENERATING AN INTERNAL CLOCK FOR DATA OUTPUT BUFFERS IN A SYNCHRONOUS DRAM DEVICES	LEE, JUNG-BAE
<u>08996192</u>	<u>5920511</u>	150	12/22/1997	HIGH- SPEED DATA INPUT CIRCUIT FOR A SYNCHRONOUS MEMORY DEVICE	LEE, JUNG-BAE
<u>08998326</u>	<u>6018259</u>	150	12/24/1997	PHASE LOCKED DELAY CIRCUIT	LEE, JUNG-BAE
<u>09044391</u>	<u>6078546</u>	150	03/18/1998	SYNCHRONOUS SEMICONDUCTOR MEMORY DEVICE WITH DOUBLE DATA RATE SCHEME	LEE, JUNG-BAE
<u>09049739</u>	<u>6075384</u>	150	03/27/1998	CURRENT-MODE BIDIRECTIONAL INPUT/OUTPUT BUFFER	LEE, JUNG-BAE
<u>09104152</u>	<u>6130558</u>	150	06/23/1998	DATA TRANSFER CIRCUIT AND METHOD FOR A SEMICONDUCTOR MEMORY	LEE, JUNG-BAE
<u>09136871</u>	<u>6147527</u>	150	08/19/1998	INTERNAL CLOCK GENERATOR	LEE, JUNG-BAE
<u>09168535</u>	<u>6373913</u>	150	10/08/1998	INTERNAL CLOCK SIGNAL GENERATOR INCLUDING CIRCUIT FOR ACCURATELY SYNCHRONIZING INTERNAL CLOCK SIGNAL WITH EXTERNAL CLOCK SIGNAL	LEE, JUNG-BAE
<u>09196994</u>	<u>6232812</u>	150	11/20/1998	INTEGRATED CIRCUIT DELAY LINES HAVING PROGRAMMABLE AND PHASE MATCHING DELAY CHARACTERISTICS	LEE, JUNG-BAE

<u>09235471</u>	<u>6151271</u>	150	01/22/1999	INTEGRATED CIRCUIT MEMORY DEVICES HAVING DATA SELECTION CIRCUITS THEREIN WHICH ARE COMPATIBLE WITH SINGLE AND DUAL RATE MODE OPERATION AND METHODS OF OPERATING SAME	LEE, JUNG-BAE
<u>09318206</u>	<u>6222411</u>	150	05/25/1999	INTEGRATED CIRCUIT DEVICES HAVING SYNCHRONIZED SIGNAL GENERATORS THEREIN	LEE, JUNG-BAE
<u>09356269</u>	<u>6151272</u>	150	07/16/1999	INTEGRATED CIRCUIT MEMORY DEVICES THAT UTILIZE DATA MASKING TECHNIQUES TO FACILITATE TEST MODE ANALYSIS	LEE, JUNG-BAE
<u>09378099</u>	<u>6232797</u>	150	08/20/1999	INTEGRATED CIRCUIT DEVICES HAVING DATA BUFFER CONTROL CIRCUITRY THEREIN THAT ACCOUNTS FOR CLOCK IRREGULARITIES	LEE, JUNG-BAE
<u>09409178</u>	<u>6154416</u>	150	09/30/1999	COLUMN ADDRESS DECODER FOR TWO BIT PREFETCH OF SEMICONDUCTOR MEMORY DEVICE AND DECODING METHOD THEREOF	LEE, JUNG-BAE
<u>09498858</u>	<u>6188631</u>	150	02/07/2000	Semiconductor memory device column select circuit and method for minimizing load to data input/output lines	LEE, JUNG-BAE
<u>09518144</u>	<u>6262938</u>	150	03/03/2000	Synchronous dram having posted cas latency and method for controlling cas latency	LEE, JUNG-BAE
<u>09524037</u>	<u>6240039</u>	150	03/13/2000	Semiconductor memory device and driving signal generator therefor	LEE, JUNG-BAE
<u>09542042</u>	<u>6983010</u>	150	03/31/2000	HIGH FREQUENCY EQUALIZER USING A DEMULTIPLEXING TECHNIQUE AND RELATED SEMICONDUCTOR DEVICE	LEE, JUNG-BAE
<u>09543759</u>	<u>6337809</u>	150	04/05/2000	Semiconductor memory device capable of improving data processing speed and efficiency of a data input and output pin and related method for controlling read	LEE, JUNG-BAE

				and write	
<u>09633240</u>	<u>6678860</u>	150	08/07/2000	INTEGRATED CIRCUIT MEMORY DEVICES HAVING ERROR CHECKING AND CORRECTION CIRCUITS THEREIN AND METHODS OF OPERATING SAME	LEE, JUNG-BAE
<u>09654148</u>	<u>6477107</u>	150	09/01/2000	INTEGRATED CIRCUIT MEMORY DEVICES HAVING DATA SELECTION CIRCUITS THEREIN WHICH ARE COMPATIBLE WITH SINGLE AND DUAL DATA RATE MODE OPERATION AND METHODS OF OPERATING SAME	LEE, JUNG-BAE
<u>09655643</u>	<u>6564287</u>	150	09/05/2000	SEMICONDUCTOR MEMORY DEVICE HAVING A FIXED CAS LATENCY AND / OR BURST LENGTH	LEE, JUNG-BAE
<u>09667379</u>	<u>6272068</u>	150	09/22/2000	Integrated circuit memory devices that utilize data masking techniques to facilitate test mode analysis	LEE, JUNG-BAE
<u>09685266</u>	<u>6414517</u>	150	10/10/2000	INPUT BUFFER CIRCUITS WITH INPUT SIGNAL BOOST CAPABILITY AND METHODS OF OPERATION THEREOF	LEE, JUNG-BAE
<u>09721130</u>	<u>6380799</u>	150	11/22/2000	INTERNAL VOLTAGE GENERATION CIRCUIT HAVING STABLE OPERATING CHARACTERISTICS AT LOW EXTERNAL SUPPLY VOLTAGES	LEE, JUNG-BAE
<u>09826566</u>	<u>6466071</u>	150	04/05/2001	METHODS AND CIRCUITS FOR CORRECTING A DUTY-CYCLE OF A SIGNAL	LEE, JUNG-BAE
<u>09834512</u>	<u>6621371</u>	150	04/13/2001	SYSTEM BOARD AND IMPEDANCE CONTROL METHOD THEREOF	LEE, JUNG-BAE
<u>09875364</u>	Not Issued	71	06/05/2001	Signal transmission circuit and method for equalizing disparate delay times dynamically, and data latch circuit of semiconductor device implementing the same	LEE, JUNG-BAE
<u>10054700</u>	<u>6806582</u>	150	01/17/2002	PAD ARRANGEMENT IN SEMICONDUCTOR MEMORY DEVICE AND METHOD OF	LEE, JUNG-BAE

				DRIVING SEMICONDUCTOR DEVICE	
<u>10081546</u>	<u>6728162</u>	150	02/21/2002	DATA INPUT CIRCUIT AND METHOD FOR SYNCHRONOUS SEMICONDUCTOR MEMORY DEVICE	LEE, JUNG-BAE
<u>10154734</u>	<u>6636446</u>	150	05/24/2002	SEMICONDUCTOR MEMORY DEVICE HAVING WRITE LATENCY OPERATION AND METHOD THEREOF	LEE, JUNG-BAE
<u>10172314</u>	<u>6747908</u>	150	06/13/2002	SEMICONDUCTOR MEMORY DEVICE AND METHOD OF SELECTING WORD LINE THEREOF	LEE, JUNG-BAE
<u>10205838</u>	<u>6643201</u>	150	07/26/2002	MEMORY DEVICE HAVING READ CHARGE CONTROL, WRITE CHARGE CONTROL AND FLOATING OR PRECHARGE CIRCUITS	LEE, JUNG-BAE
<u>10278071</u>	<u>6819602</u>	150	10/23/2002	MULTIMODE DATA BUFFER AND METHOD FOR CONTROLLING PROPAGATION DELAY TIME	LEE, JUNG-BAE
<u>10281342</u>	<u>6650594</u>	150	10/28/2002	DEVICE AND METHOD FOR SELECTING POWER DOWN EXIT	LEE, JUNG-BAE
<u>10305986</u>	<u>6804163</u>	150	11/29/2002	SEMICONDUCTOR MEMORY DEVICE FOR REDUCING CHIP SIZE	LEE, JUNG-BAE
<u>10453221</u>	<u>6879536</u>	150	06/03/2003	SEMICONDUCTOR MEMORY DEVICE AND SYSTEM OUTPUTTING REFRESH FLAG	LEE, JUNG-BAE
<u>10624783</u>	<u>6826114</u>	150	07/22/2003	DATA PATH RESET CIRCUIT USING CLOCK ENABLE SIGNAL, RESET METHOD, AND SEMICONDUCTOR MEMORY DEVICE INCLUDING THE DATA PATH RESET CIRCUIT AND ADOPTING THE RESET METHOD	LEE, JUNG-BAE
<u>10640146</u>	<u>6826115</u>	150	08/13/2003	CIRCUITS AND METHODS FOR PROVIDING PAGE MODE OPERATION IN SEMICONDUCTOR MEMORY DEVICE HAVING PARTIAL ACTIVATION ARCHITECTURE	LEE, JUNG-BAE

<a href="#">10641637</a>	<a href="#">6965528</a>	150	08/14/2003	MEMORY DEVICE HAVING HIGH BUS EFFICIENCY OF NETWORK, OPERATING METHOD OF THE SAME, AND MEMORY SYSTEM INCLUDING THE SAME	LEE, JUNG-BAE
<a href="#">10716120</a>	Not Issued	95	11/18/2003	ON-DIE TERMINATION CIRCUIT AND METHOD FOR REDUCING ON-CHIP DC CURRENT, AND MEMORY SYSTEM INCLUDING MEMORY DEVICE HAVING THE SAME	LEE, JUNG-BAE
<a href="#">10750093</a>	Not Issued	71	12/31/2003	Memory system mounted directly on board and associated method	LEE, JUNG-BAE
<a href="#">10771488</a>	<a href="#">7016237</a>	150	02/04/2004	DATA INPUT CIRCUIT AND METHOD FOR SYNCHRONOUS SEMICONDUCTOR MEMORY DEVICE	LEE, JUNG-BAE
<a href="#">10792425</a>	Not Issued	95	03/03/2004	HIGH BURST RATE WRITE DATA PATHS FOR INTEGRATED CIRCUIT MEMORY DEVICES AND METHODS OF OPERATING SAME	LEE, JUNG-BAE
<a href="#">10797667</a>	Not Issued	41	03/10/2004	Semiconductor memory integrated circuit	LEE, JUNG-BAE
<a href="#">10798469</a>	Not Issued	41	03/11/2004	Semiconductor memory device and method for writing and reading data	LEE, JUNG-BAE
<a href="#">10799783</a>	Not Issued	41	03/12/2004	Internal voltage generating circuit for semiconductor device	LEE, JUNG-BAE
<a href="#">10831702</a>	Not Issued	30	04/23/2004	Memory module and method of testing the same	LEE, JUNG-BAE
<a href="#">10886926</a>	Not Issued	30	07/08/2004	Memory system and timing control method of the same	LEE, JUNG-BAE
<a href="#">10895554</a>	Not Issued	41	07/21/2004	Pad arrangement in semiconductor memory device and method of driving semiconductor device	LEE, JUNG-BAE

[Search and Display More Records.](#)

<b>Search Another: Inventor</b>	<b>Last Name</b>	<b>First Name</b>	<input type="button" value="Search"/>
	<input type="text" value="LEE"/>	<input type="text" value="JUNG-BAE"/>	

To go back use Back button on your browser toolbar.

Back to [PALM](#) | [ASSIGNMENT](#) | [OASIS](#) | [Home page](#)

Day : Wednesday

Date: 3/29/2006  
Time: 10:31:04

**PALM INTRANET**
**Inventor Name Search Result**

Your Search was:

Last Name = KIM

First Name = KYU-HYOUN

Application#	Patent#	Status	Date Filed	Title	Inventor Name
<a href="#">09521904</a>	<a href="#">6327190</a>	150	03/09/2000	Complementary differential input buffer for a semiconductor memory device	KIM, KYU-HYOUN
<a href="#">09525730</a>	Not Issued	161	03/14/2000	Input circuit having voltage generator shared by multiple input buffers	KIM, KYU-HYOUN
<a href="#">09685266</a>	<a href="#">6414517</a>	150	10/10/2000	INPUT BUFFER CIRCUITS WITH INPUT SIGNAL BOOST CAPABILITY AND METHODS OF OPERATION THEREOF	KIM, KYU-HYOUN
<a href="#">09713968</a>	<a href="#">6366148</a>	150	11/16/2000	Delay locked loop circuit and method for generating internal clock signal	KIM, KYU-HYOUN
<a href="#">09718158</a>	<a href="#">6359481</a>	150	11/22/2000	Data synchronization circuit	KIM, KYU-HYOUN
<a href="#">09808024</a>	<a href="#">6388485</a>	150	03/15/2001	DELAY-LOCKED LOOP CIRCUIT HAVING MASTER-SLAVE STRUCTURE	KIM, KYU-HYOUN
<a href="#">09816968</a>	<a href="#">6452432</a>	150	03/23/2001	SIGNAL PROCESSING CIRCUITS HAVING A PAIR OF DELAY LOCKED LOOP (DLL) CIRCUITS FOR ADJUSTING A DUTY-CYCLE OF A PERIODIC DIGITAL SIGNAL AND METHODS OF OPERATING SAME	KIM, KYU-HYOUN
<a href="#">09826566</a>	<a href="#">6466071</a>	150	04/05/2001	METHODS AND CIRCUITS FOR CORRECTING A DUTY-CYCLE OF A SIGNAL	KIM, KYU-HYOUN
<a href="#">09850019</a>	<a href="#">6459314</a>	150	05/07/2001	DELAY LOCKED LOOP CIRCUIT HAVING DUTY CYCLE CORRECTION FUNCTION AND DELAY LOCKING METHOD	KIM, KYU-HYOUN

<u>09861954</u>	<u>6535051</u>	150	05/21/2001	CHARGE PUMP CIRCUIT	KIM, KYU-HYOUN
<u>09875364</u>	Not Issued	71	06/05/2001	Signal transmission circuit and method for equalizing disparate delay times dynamically, and data latch circuit of semiconductor device implementing the same	KIM, KYU-HYOUN
<u>09935096</u>	<u>6486719</u>	150	08/22/2001	FLIP-FLOP CIRCUITS HAVING DIGITAL-TO-TIME CONVERSION LATCHES THEREIN	KIM, KYU-HYOUN
<u>10101475</u>	<u>6590421</u>	150	03/19/2002	SEMICONDUCTOR DEVICE AND METHOD OF OUTPUTTING DATA THEREIN	KIM, KYU-HYOUN
<u>10108671</u>	<u>6693842</u>	150	03/28/2002	SEMICONDUCTOR DEVICE HAVING A PLURALITY OF OUTPUT SIGNALS	KIM, KYU-HYOUN
<u>10112108</u>	<u>6639868</u>	150	03/28/2002	SDRAM HAVING DATA LATCH CIRCUIT FOR OUTPUTTING INPUT DATA IN SYNCHRONIZATION WITH A PLURALITY OF CONTROL SIGNALS	KIM, KYU-HYOUN
<u>10160703</u>	<u>6704228</u>	150	05/30/2002	SEMICONDUCTOR MEMORY DEVICE POST-REPAIR CIRCUIT AND METHOD	KIM, KYU-HYOUN
<u>10191413</u>	<u>6590434</u>	150	07/10/2002	DELAY TIME CONTROLLING CIRCUIT AND METHOD FOR CONTROLLING DELAY TIME	KIM, KYU-HYOUN
<u>10340831</u>	<u>6734707</u>	150	01/13/2003	DATA INPUT CIRCUIT FOR REDUCING LOADING DIFFERENCE BETWEEN FETCH SIGNAL AND MULTIPLE DATA IN SEMICONDUCTOR DEVICE	KIM, KYU-HYOUN
<u>10405484</u>	<u>6853317</u>	150	04/03/2003	CIRCUIT AND METHOD FOR GENERATING MODE REGISTER SET CODE	KIM, KYU-HYOUN
<u>10611255</u>	<u>6847559</u>	150	07/01/2003	INPUT BUFFER CIRCUIT OF A SYNCHRONOUS SEMICONDUCTOR MEMORY DEVICE	KIM, KYU-HYOUN
<u>10619821</u>	Not Issued	30	07/14/2003	Delay locked loop circuit for internally correcting duty cycle and duty cycle correction method	KIM, KYU-HYOUN



				thereof	
<u>10631412</u>	Not Issued	95	07/30/2003	OUTPUT DRIVER CAPABLE OF CONTROLLING SLEW RATE OF OUTPUT SIGNAL ACCORDING TO OPERATING FREQUENCY INFORMATION OR CAS LATENCY INFORMATION	KIM, KYU-HYOUN
<u>10631414</u>	<u>6870776</u>	150	07/30/2003	DATA OUTPUT CIRCUIT IN COMBINED SDR/DDR SEMICONDUCTOR MEMORY DEVICE	KIM, KYU-HYOUN
<u>10645018</u>	<u>6954094</u>	150	08/21/2003	SEMICONDUCTOR MEMORY DEVICE HAVING PARTIALLY CONTROLLED DELAY LOCKED LOOP	KIM, KYU-HYOUN
<u>10656303</u>	<u>6934215</u>	150	09/04/2003	SEMICONDUCTOR MEMORY DEVICE HAVING DUTY CYCLE CORRECTION CIRCUIT AND INTERPOLATION CIRCUIT INTERPOLATING CLOCK SIGNAL IN THE SEMICONDUCTOR MEMORY DEVICE	KIM, KYU-HYOUN
<u>10671105</u>	<u>6980036</u>	150	09/25/2003	SEMICONDUCTOR DEVICE COMPRISING FREQUENCY MULTIPLIER OF EXTERNAL CLOCK AND OUTPUT BUFFER OF TEST DATA AND SEMICONDUCTOR TEST METHOD	KIM, KYU-HYOUN
<u>10672461</u>	<u>6999375</u>	150	09/26/2003	SYNCHRONOUS SEMICONDUCTOR DEVICE AND METHOD OF PREVENTING COUPLING BETWEEN DATA BUSES	KIM, KYU-HYOUN
<u>10716146</u>	Not Issued	41	11/18/2003	Time delay compensation circuit comprising delay cells having various unit time delays	KIM, KYU-HYOUN
<u>10774933</u>	Not Issued	93	02/09/2004	DELAY-LOCKED LOOP (DLL) CAPABLE OF DIRECTLY RECEIVING EXTERNAL CLOCK SIGNALS	KIM, KYU-HYOUN
<u>10793001</u>	<u>7015739</u>	150	03/04/2004	INTEGRATED CIRCUIT DEVICES HAVING DUTY CYCLE CORRECTION CIRCUITS THAT RECEIVE	KIM, KYU-HYOUN

				CONTROL SIGNALS OVER FIRST AND SECOND SEPARATE PATHS AND METHODS OF OPERATING THE SAME	
<u>10793209</u>	Not Issued	95	03/04/2004	DOUBLE DATA RATE SYNCHRONOUS DYNAMIC RANDOM ACCESS MEMORY SEMICONDUCTOR DEVICE	KIM, KYU-HYOUN
<u>10799783</u>	Not Issued	41	03/12/2004	Internal voltage generating circuit for semiconductor device	KIM, KYU-HYOUN
<u>10837391</u>	Not Issued	30	04/29/2004	Spread spectrum clock generator	KIM, KYU-HYOUN
<u>10841866</u>	Not Issued	71	05/06/2004	Hyper-ring oscillator	KIM, KYU-HYOUN
<u>10884723</u>	Not Issued	93	07/02/2004	BUFFER CIRCUIT AND MEMORY SYSTEM FOR SELECTIVELY OUTPUTTING DATA STROBE SIGNAL ACCORDING TO NUMBER OF DATA BITS	KIM, KYU-HYOUN
<u>10890493</u>	Not Issued	41	07/13/2004	Interface circuit and signal clamping circuit using level-down shifter	KIM, KYU-HYOUN
<u>10925522</u>	Not Issued	71	08/25/2004	Jitter suppressing delay locked loop circuits and related methods	KIM, KYU-HYOUN
<u>10949165</u>	Not Issued	93	09/24/2004	INPUT BUFFER CAPABLE OF REDUCING INPUT CAPACITANCE SEEN BY INPUT SIGNAL	KIM, KYU-HYOUN
<u>10990412</u>	Not Issued	30	11/18/2004	Input buffer for detecting an input signal	KIM, KYU-HYOUN
<u>11005821</u>	Not Issued	41	12/07/2004	Duty cycle correction circuits suitable for use in delay-locked loops and methods of correcting duty cycles of periodic signals	KIM, KYU-HYOUN
<u>11154725</u>	Not Issued	30	06/15/2005	Level shifting circuit and method reducing leakage current	KIM, KYU-HYOUN
<u>11158013</u>	Not Issued	30	06/21/2005	Delay locked loops and methods using ring oscillators	KIM, KYU-HYOUN
<u>11176396</u>	Not Issued	30	07/08/2005	Output driver and method thereof	KIM, KYU-HYOUN
<u>11220180</u>	Not Issued	30	09/06/2005	Sense amplifier with low common mode differential input signal	KIM, KYU-HYOUN
<u>11243369</u>	Not	20	10/04/2005	Semiconductor driver circuit with	KIM, KYU-

	Issued			signal swing balance and enhanced testing	HYOUN
<a href="#">11258565</a>	Not Issued	20	10/25/2005	Semiconductor memory device	KIM, KYU-HYOUN
<a href="#">11325343</a>	Not Issued	20	01/05/2006	Input circuit for a memory device, and a memory device and memory system employing the input circuit	KIM, KYU-HYOUN
<a href="#">11339120</a>	Not Issued	20	01/23/2006	Output driver capable of controlling slew rate of output signal according to operating frequency information or CAS latency information	KIM, KYU-HYOUN
<a href="#">11247846</a>	Not Issued	30	10/11/2005	Impedance adjustment circuits and methods using replicas of variable impedance circuits	KIM, KYU-HYOUNG

Inventor Search Completed: No Records to Display.

**Search Another: Inventor**

Last Name	First Name	
KIM	KYU-HYOUN	<input type="button" value="Search"/>

To go back use Back button on your browser toolbar.

Back to [PALM](#) | [ASSIGNMENT](#) | [OASIS](#) | [Home page](#)